

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**



(11) **EP 0 930 648 A2**

(12) **EUROPEAN PATENT APPLICATION**

(43) Date of publication:
21.07.1999 Bulletin 1999/29

(51) Int Cl.⁶: **H01L 23/373**

(21) Application number: **99300276.5**

(22) Date of filing: **15.01.1999**

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
 Designated Extension States:
AL LT LV MK RO SI

(30) Priority: **30.03.1998 JP 8423398**
16.01.1998 JP 623898

(71) Applicant: **Sumitomo Electric Industries, Ltd.**
Osaka-shi, Osaka 541-0041 (JP)


(72) Inventors:
 • **Yamamoto, Yoshiyuki**
1-1. Koyakita 1-chome, Itami-shi, Hyogo (JP)
 • **Salto, Hirohisa**
1-1. Koyakita 1-chome, Itami-shi, Hyogo (JP)
 • **Imai, Takahiro**
1-1. Koyakita 1-chome, Itami-shi, Hyogo (JP)

(74) Representative:
Cross, Rupert Edward Blount et al
BOULT WADE TENNANT,
27 Furnival Street
London EC4A 1PQ (GB)

(54) **Package for semiconductors, and semiconductor module that employs the package**

(57) A low-cost package for semiconductors that is superior in heat dissipation and capable of preventing the cracking of semiconductor elements at the time of mounting, and a semiconductor module employing the package. The package for semiconductors comprises a CVD diamond substrate 22 made of an independent diamond lamina, and a highly heat-conductive metallic member 21 bonded with the substrate. Semiconductor elements such as MMICs are mounted on an area 25 for mounting semiconductor elements. The CVD diamond substrate 22 may be replaced by a composite in which a CVD diamond layer is formed on a base material having thermal conductivity of 100 W/m·K or more. The provision of protuberances 26 of the metallic member 21 around the CVD diamond substrate 22 prevents the leakage of microwaves and millimeter waves.

Fig. 1



Description

[0001] The present invention relates to a package for semiconductors, and more specifically to a highly heat-dissipating package for semiconductors that is used to mount high-output, highly heat-generative elements such as high-output transistors and microwave monolithic ICs (MMICs). The present invention further relates to a semiconductor module that mounts a semiconductor element or semiconductor elements on the package.

[0002] As the output of semiconductor elements and operating frequencies increases, the heat generated by these elements increases. Great market demands for the miniaturization and reduction of weight of electronic devices cause the continual increase in the density of semiconductor elements. The increase in the heat generated by semiconductor elements combined with the mounting density further intensifies the need requirement for improving the heat dissipating characteristic of modules that mount these semiconductor elements. Modules required to have such a high heat dissipation have a substrate comprising highly heat-conductive materials as the heat sink to mount semiconductor elements and effectively dissipate the heat from the elements, so as to prevent overheating of the elements. (See U.S. Pat. No. 4,788,627 and unexamined Japanese patent application Tokukaihei 7-99268.) The substrate is then bonded onto a metallic member, and sealed hermetically as required. A typical example of a semiconductor for package which is used for such a conventional semiconductor module is shown in Figs. 3 and 4. Figure 3 shows a perspective view of the package for semiconductors. Figure 4 (a) is a sectional view of the package shown in Fig. 3, and Fig. 4 (b) a plan view. Mounted on a metallic member 11, a substrate 12 has an area 15 for mounting semiconductor elements on the top thereof. The area 15 is surrounded by via holes 14 that are electrically connected to the metallic member 11 below. Lead frames 13 are attached to edge portions opposite each other on the substrate 12 through metallized layers 16.

[0003] In conventional semiconductor modules, beryllia (BeO) has been widely used as a substrate for mounting high-output transistors, MMICs, or other high-output semiconductor elements that generate a large amount of heat, because BeO has superior heat conductivity and dielectric characteristics.

[0004] However, the above-described circumstances, the continual increase in the heat generated by semiconductor elements and in mounting density, cause even semiconductor modules employing highly heat-conductive BeO as the substrate to become insufficient in heat dissipation. Although an attempt is made to lower the thermal resistance by reducing the thickness of the BeO substrate, the thickness has already reached its lower limit considering that BeO itself has poor machinability as well as toxicity.

[0005] Diamond, on the other hand, has a higher thermal conductivity than any other substances and is an ultimate material for reducing the heat resistance of the semiconductor modules described above. It also has a comparable dielectric characteristic to that of conventional substrate materials such as BeO, alumina, and AlN. (See unexamined Japanese patent application Tokukaihei 4-343232.) Diamond, however, is too expensive to meet the requirement that these modules must employ components at minimal cost.

[0006] Diamond has another drawback in that it has a smaller coefficient of thermal expansion than a semiconductor element, so that cracks tend to develop in a semiconductor element during the soldering process for mounting the element on a diamond substrate. When an MMIC is to be mounted, via holes are provided in the substrate to reduce the inductance of the grounding circuit of the device. Due to diamond's poor machinability, machining cost increases drastically. In addition, when lead frames are attached to diamond directly, the lead frames are easily detached due to weak bonding between the lead frames and diamond.

[0007] In consideration of the foregoing circumstances, it is an object of the present invention to provide a low-cost package for semiconductors and a semiconductor module employing the package that is free from toxicity, safe in production, superior in heat dissipation, and able to prevent the cracking of semiconductor elements at the time of mounting.

[0008] In order to fulfill the above object, the present invention provides a package for semiconductors that comprises a chemical vapor-deposition (CVD) diamond substrate for mounting semiconductor elements on top of it and a highly heat-conductive metallic member bonded with the diamond substrate at the substrate's surface opposite to that for mounting semiconductor elements, the metallic member having protuberances around the diamond substrate, with the protuberances reaching the top of the diamond substrate.

[0009] The present invention further provides another package for semiconductors that comprises a base material, having thermal conductivity of 100 W/m·K or more, for mounting semiconductor elements; a CVD diamond layer formed on a part or the whole of the base material's surface at the side for mounting semiconductor elements; and a highly heat-conductive metallic member bonded with the base material at the base material's surface opposite to that for mounting semiconductor elements, the metallic member having protuberances around the base material provided with the diamond layer, with the protuberances reaching the top of the diamond layer. In this case, it is desirable that the base material comprise at least one kind selected from the group consisting of Si, AlN, SiC, Cu-W alloy, Cu-Mo alloy, and Cu-W-Mo alloy.

[0010] In either of the foregoing packages for semiconductors, a ceramic member made of or mainly consisting of

alumina (Al_2O_3) may be provided at the bonding places of the lead frames for the package. On the surface for mounting semiconductor elements of the CVD diamond substrate or layer, laminated wiring layers comprising a plurality of combinations of an insulating layer having a dielectric constant of 5 or less and a metallic wiring layer may be formed.

[0011] The semiconductor module offered by the present invention mounts a high-

[0012] The semiconductor module offered by the present invention mounts a high-output semiconductor element or high-output semiconductor elements on the surface for mounting semiconductor elements of the CVD diamond substrate or the CVD diamond layer formed on the top of the base material of the above-described packages for semiconductors.

[0013] The present invention, employing the CVD diamond substrate or the highly heat-conductive base material having the CVD diamond layer on it as the substrate for mounting semiconductor elements, provides a package for semiconductors that is safe in production due to the exclusion of toxic BeO , superior in heat dissipation with low thermal resistance, and able to prevent the cracking of a semiconductor element at the time of mounting.

[0014] Particularly, the substrate for mounting semiconductor elements that has a thin CVD diamond layer on the highly heat-conductive base material causes the effective coefficient of thermal expansion of the top region to increase, more reliably preventing the cracking of semiconductor elements mounted on the same.

[0015] The provision of protuberances on the metallic member facilitates the extension of the ground potential with low inductance, and enables the production of semiconductor modules free from leakage of microwaves and millimeter waves, providing an environment where even high-output, highly heat-generating semiconductor elements such as MMICs operate stably.

[0016] For a substrate for mounting semiconductor elements, the present invention employs either a CVD diamond substrate made of an independent diamond lamina formed by vapor-phase synthesis or a base material, having thermal conductivity of 100 W/m-K or more, with a CVD diamond layer formed on the surface thereof. The CVD diamond, which has been specially developed in recent years, can be synthesized with a larger area than natural diamond or diamond grown by high-pressure and high-temperature method, facilitating the cost reduction of semiconductor modules and packages. The bonding of the CVD diamond substrate or the base material, having the CVD diamond layer formed on the surface thereof, with a highly heat-conductive metallic member enables the reduction of the heat resistance of the package for semiconductors. It is desirable that the highly heat-conductive metallic member be made of Cu, Mo, Cu-W alloy, Cu-Mo alloy, or Cu-W-Mo alloy, for example. Clad materials thereof may also be used.

[0017] In the package for semiconductors of the present invention, it is desirable that the metallic member have protuberances around the CVD diamond substrate or the base material having the CVD diamond layer, the protuberances reaching the top of the CVD diamond substrate or layer. The fitting, and the bonding with the metallic member, of the CVD diamond substrate or the base material having the CVD diamond layer only on the inside of the protuberances enables the miniaturization of the portion made of the CVD diamond and the package itself, resulting in the cost reduction of the package. The protuberances prevent leakage of microwaves and millimeter waves, and provide the semiconductor elements to be mounted with easy access to the ground potential in place of via holes, enabling the realization of a high-performance package.

[0018] As mentioned above, as the substrate for mounting semiconductor elements in the present invention, the CVD diamond substrate may be an independent diamond lamina formed by vapor-phase synthesis. As for the thickness of the diamond lamina, if it is extremely thin, the highly heat-dissipating property of the diamond cannot be exploited, and if it is extremely thick, the total cost will increase. Consequently, it is desirable that the thickness of the CVD diamond substrate lie in the range of 50 to 700 μm , preferably in the range of 100 to 500 μm .

[0019] As the other embodiment of the present invention, the substrate for mounting semiconductor elements may comprise a base material having thermal conductivity of 100 W/m-K or more and a CVD diamond layer formed on a part or the whole of the top of the base material. It is desirable that the base material, having thermal conductivity of 100 W/m-K or more, comprise at least one kind selected from the group consisting of Si, AlN, SiC, Cu-W alloy, Cu-Mo alloy, and Cu-W-Mo alloy. It is also desirable that the thickness of the base material be in the range of 200 to 700 μm . It is desirable that the thickness of the CVD diamond layer formed on the base material be in the range of 5 to 200 μm , preferably in the range of 10 to 100 μm .

[0020] In this case, since the CVD diamond layer formed on the base material can be made thin as shown above, a package at much less cost is obtainable. In addition, the thin diamond layer on the base material causes the effective rate of thermal expansion of the region for mounting semiconductor elements to become considerably great in comparison with the CVD diamond substrate made of the independent diamond lamina, approaching that of the semiconductor elements. This therefore reduces the thermal stress generated in the semiconductor element, more effectively preventing the cracking of the semiconductor element when it is mounted.

[0021] The provision of a CVD diamond layer on the base material enables a highly effective dissipation of the heat generated by the semiconductor elements. More specifically, the heat generated at the semiconductor elements first diffuses laterally in the diamond layer of high thermal conductivity, and then propagates into the highly heat-conductive base material below through the whole area of the diamond layer. Thus, a highly heat-dissipating property is given to

the package even with a thin CVD diamond layer. In order to obtain a superior lateral heat transfer in the diamond layer, it is desirable that the CVD diamond layer have thermal conductivity of 1000 W/m-K or more.

[0022] The present invention offers a package for semiconductors that has a metallized layer on the area for mounting semiconductor elements of the CVD diamond substrate or the CVD diamond layer on the base material. Onto this metallized layer, semiconductor elements are bonded by a soldering material. It is desirable that the metallized layer comprise at least one kind of metal selected from the group consisting of Au, Mo, Ni, Pt, Pd, Ti, Cu, and Al; an alloy thereof; or laminated layers thereof. It is desirable that the soldering material comprise at least one kind of metal selected from the group consisting of Au, Si, Ge, Sn, Pb, In, Ag, and Ti; or an alloy thereof. It is desirable that the total thickness of the metallized layer and soldered layer be in the range of 0.1 to 50 μm .

[0023] It is desirable that the lead-frame bonding zones of the package for semiconductors be provided with a ceramic member made of or mainly consisting of alumina. For instance, the CVD diamond substrate or the base material having the CVD diamond layer is bonded with the metallic member at the inside of the protuberances, and the ceramic member may be bonded with the metallic member at the outside of the protuberances to connect the lead frames through the metallized layers on the top of the ceramic member. Thus, besides the substrate for mounting semiconductor elements, the ceramic member for connecting lead frames is bonded with the metallic member, so that cost reduction may be achieved, and the lead frames may be attached easily with high bonding strength.

[0024] In the package for semiconductors of the present invention, the formation of laminated wiring layers, comprising a plurality of combinations of an insulating layer having a dielectric constant of 5 or less and a metallic wiring layer, on the surface for mounting semiconductor elements of the CVD diamond substrate or the CVD diamond layer on the base material further increases the mounting density of semiconductor elements. This contributes to the increase in operating frequency of the semiconductor module and to the miniaturization of packages and modules.

[0025] A low-cost, highly heat-dissipating semiconductor module may be constituted by mounting a high-output semiconductor element or high-output semiconductor elements on the CVD diamond substrate or layer of the package for semiconductors of the present invention. The module is suitable for mounting a high-output semiconductor element or high-output semiconductor elements mainly consisting of gallium arsenide or Si, in particular high-output transistors or MMICs. It is desirable that a high-output semiconductor element's surface opposite to the heat-generating zone be bonded with the CVD diamond substrate or the CVD diamond layer on the base material.

[0026] As mentioned above, employing CVD diamond as the substrate for mounting semiconductor elements enables the production of a package for semiconductors that is superior in heat dissipation with low thermal resistance, the package having the CVD diamond substrate or the base material with the CVD diamond layer formed on it as the heat sink. The semiconductor module that mounts a semiconductor element or semiconductor elements on the package for semiconductors provides an environment where unprecedentedly high-output microwave-amplifying transistors or MMICs operate stably.

[0027] The following drawings are provided by way of example:

[0028] Figure 1 is a schematic illustration of an embodiment of the package for semiconductors of the present invention; (a) is the cross-sectional view taken on line A-A of plan view (b).

[0029] Figure 2 is a schematic illustration of another embodiment of the package for semiconductors of the present invention; (a) is the cross-sectional view taken on line B-B of plan view (b).

[0030] Figure 3 is a perspective view of an example of conventional packages for semiconductors.

[0031] Figure 4 is a schematic illustration of an example of conventional packages for semiconductors; (a) is the cross-sectional view taken on line C-C of plan view (b).

[0032] The following is the detailed explanation of the embodiment of the present invention, referring to the attached drawings. These examples are not to limit the scope of the present invention.

EXAMPLE 1

[0033] Packages for semiconductors of the present invention were fabricated as shown in Fig. 1. The package has a metallic member 21 with two parallel protuberances 26 separated from each other on the metallic member. Onto the submount portion surrounded by the two protuberances 26, a CVD diamond substrate 22 made of a free standing diamond film formed by vapor-phase synthesis is bonded. Onto the outside portion of the protuberances 26, a frame-shaped ceramic member 27 made of alumina is bonded. The CVD diamond substrate 22 has an area 25 for mounting semiconductor elements on the top thereof, and lead frames 23 are attached onto the top of the ceramic member 27 through metallized layers 28.

[0034] This package for semiconductors was fabricated in the following manner: The metallic member 21 made of Cu-W alloy was provided with the two parallel protuberances 26 with a height of H surrounding the submount portion. The ceramic member 27 made of alumina was formed in a frame having a thickness of H in order that it might be fixed just outside the protuberances 26. The metallized layers 28 were prepared on the top of the ceramic member 27 to bond the lead frames by silver solder. The undersurface of the ceramic member 27 was also metallized (not indicated)

to bond the same with the metallic member 21 below by silver solder.

[0035] The free standing diamond film to be used as the CVD diamond substrate 22 was obtained from the gas synthesis of diamond on an Si substrate by the hot-filament CVD method under the conditions indicated in Table 1 below. Then, the growth surface was polished, and the Si substrate was dissolved and removed by acid. The results of the measurement of the thermal conductivity of the obtained independent diamond laminae by the laser-flash method fell into the range of 1050 to 1150 W/m·K.

Table 1

Material gas	1.2 vol.% methane-hydrogen
Flow rate	500 sccm
Pressure	80 torr
Substrate temperature	800 °C
Filament	Tungsten
Filament temperature	2200 °C

[0036] In order to obtain the CVD diamond substrate 22, a rectangular solid was cut from the free standing diamond film by laser beams so that the same might be fitted into the submount portion surrounded by the protuberances 26 of the metallic member 21. The area 25 for mounting semiconductor elements on the top of the CVD diamond substrate 22 was applied with a metallized layer in the laminated structure of 1 μ m Au/0.1 μ m Pt/0.05 μ m Ti in the order of Ti, Pt, and Au from the bottom layer. The undersurface of the CVD diamond substrate 22 was bonded by AuGe solder onto the submount portion surrounded by the protuberances 26 of the metallic member 21.

[0037] As for the dimensions in the foregoing package for semiconductors, the CVD diamond substrate 22 was 3 mm wide, 7 mm long, and 0.3 mm thick; the thickness of the metallic member 21 was 1.5 mm; and the height H of the protuberances 26 was 0.45 mm. On a package thus fabricated, an MMIC chip (heat generation: 60 W) was mounted on the area 25 for mounting semiconductor elements on the top of the CVD diamond substrate 22 to constitute a semiconductor module. The operational results showed that the module had a substantially high heat dissipation, and provided the chip with the ground potential of low inductance, so that the MMIC chip was able to operate stably with high efficiency for an extended duration.

[0038] On the other hand, the operational results on the packages having a conventional AlN or BeO substrate, in place of the foregoing CVD diamond substrate 22 made of a free standing diamond film, on the submount portion were that the MMIC chip frequently failed to operate properly due to an excessive temperature rise when the chip's heat generation exceeded 10 W, resulting in the breakdown of the chip.

EXAMPLE 2

[0039] Packages for semiconductors were fabricated with a base material 24a having a CVD diamond layer 24b on the top of it, as shown in Fig. 2, in place of the CVD diamond substrate 22 made of an independent diamond lamina used in Example 1 above. The fabricating methods and dimensions of the package were the same as Example 1 except the formation method for the CVD diamond layer 24b, which is described below.

[0040] As the base material 24a, Si, AlN, Cu-W alloy, SiC, and Si₃N₄ were prepared separately. One entire surface of the base material 24a was made rough using diamond powders to grow diamond on the surface thereof by the hot-filament CVD method. The growing conditions are shown in Table 2 below.

Table 2

Material gas	0.8 vol.% methane-hydrogen
Flow rate	400 sccm
Pressure	90 torr
Substrate temperature	770 °C
Filament	Tungsten
Filament temperature	2250 °C

[0041] Thus the CVD diamond layer 24b was formed with high bonding strength over each base material 24a having

a thickness of 0.28 mm. Each CVD diamond layer 24b was polished down to a thickness of 20 μm . All the results of the measurement of the thermal conductivity of the diamond layers 24b by the laser-flash method fell into the range of 1150 to 1250 W/m-K.

[0042] After each CVD diamond layer 24b was polished, the sample was cut by laser beams to form a rectangular solid. The rectangular solid was then applied with a metallized layer on the top thereof as with Example 1 and bonded onto the submount portion surrounded by the protuberances 26 of the metallic member 21 as with Example 1 to provide a package for semiconductors.

[0043] On each package thus fabricated, an MMIC chip (heat generation: 60 W) was mounted on the area 25 for mounting semiconductor elements on the surface of the CVD diamond layer 24b to constitute a semiconductor module. The operational results showed that the MMIC chip operated stably with high efficiency for an extended duration as with Example 1 except that when Si_3N_4 was used as the base material 24a, the MMIC chip overheated a few minutes after the start of operation, and broke down. The reason is possibly that the Si_3N_4 sintered body has thermal conductivity as low as 20 to 50 W/m-K.

Claims

1. A package for semiconductors comprising:

a chemical vapor-deposition (CVD) diamond substrate for mounting semiconductor elements on the same; and a highly heat-conductive metallic member bonded with the CVD diamond substrate at the substrate's surface opposite to that for mounting semiconductor elements, the metallic member having protuberances around the CVD diamond substrate, with the protuberances reaching the top of the CVD diamond substrate.

2. A package for semiconductors comprising:

a base material for mounting semiconductor elements that has thermal conductivity of 100 W/m-K or more; a CVD diamond layer formed on a part or the whole of the base material's surface at the side for mounting semiconductor elements; and a highly heat-conductive metallic member bonded with the base material at the base material's surface opposite to that for mounting semiconductor elements, the metallic member having protuberances around the base material provided with the CVD diamond layer, with the protuberances reaching the top of the diamond layer.

3. The package for semiconductors according to claim 2, wherein the base material comprises at least one kind selected from the group consisting of Si, AlN, SiC, Cu-W alloy, Cu-Mo alloy, and Cu-W-Mo alloy.

4. A package for semiconductors according to claim 1, 2, or 3; wherein a ceramic member made of or mainly consisting of alumina is provided in the package at the places for bonding lead frames.

5. A package for semiconductors according to claim 1, 2, or 3; wherein laminated wiring layers, comprising a plurality of combinations of an insulating layer having a dielectric constant of 5 or less and a metallic wiring layer, are formed on the same surface for mounting semiconductor elements of the CVD diamond substrate or the CVD diamond layer formed on the base material.

6. A semiconductor module that mounts a high-output semiconductor element or high-output semiconductor elements on the surface for mounting semiconductor elements of the CVD diamond substrate or the CVD diamond layer formed on the base material of a package for semiconductors according to claim 1, 2, or 3.

Fig. 1





Fig. 2

(a)



(b)




Fig. 3





Fig. 4





Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) **EP 0 930 648 A3**

(12) **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3:
19.04.2000 Bulletin 2000/16

(51) Int Cl.7: **H01L 23/373, H01L 23/66**

(43) Date of publication A2:
21.07.1999 Bulletin 1999/29

(21) Application number: **99300276.5**

(22) Date of filing: **15.01.1999**

(84) Designated Contracting States:
**AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE**
Designated Extension States:
AL LT LV MK RO SI

(72) Inventors:
• **Yamamoto, Yoshiyuki**
1-1. Koyakita 1-chome, Itami-shi, Hyogo (JP)
• **Saito, Hirohisa**
1-1. Koyakita 1-chome, Itami-shi, Hyogo (JP)
• **Imai, Takahiro**
1-1. Koyakita 1-chome, Itami-shi, Hyogo (JP)

(30) Priority: **30.03.1998 JP 8423398**
16.01.1998 JP 623898


(71) Applicant: **Sumitomo Electric Industries, Ltd.**
Osaka-shi, Osaka 541-0041 (JP)

(74) Representative:
Cross, Rupert Edward Blount et al
BOULT WADE TENNANT,
27 Furnival Street
London EC4A 1PQ (GB)

(54) **Package for semiconductors, and semiconductor module that employs the package**

(57) A low-cost package for semiconductors that is superior in heat dissipation and capable of preventing the cracking of semiconductor elements at the time of mounting, and a semiconductor module employing the package. The package for semiconductors comprises a CVD diamond substrate 22 made of an independent diamond lamina, and a highly heat-conductive metallic member 21 bonded with the substrate. Semiconductor elements such as MMICs are mounted on an area 25 for mounting semiconductor elements. The CVD diamond substrate 22 may be replaced by a composite in which a CVD diamond layer is formed on a base material having thermal conductivity of 100 W/m·K or more. The provision of protuberances 26 of the metallic member 21 around the CVD diamond substrate 22 prevents the leakage of microwaves and millimeter waves.

Fig. 1



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 99 30 0276

DOCUMENTS CONSIDERED TO BE RELEVANT					
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. CL.6)		
Y	WO 97 05757 A (CRYSTALLINE MATERIALS CORP ; LEWIS ELLIOTT (US); KOBAYASHI RICHARD (US);) 13 February 1997 (1997-02-13) * abstract; figures 1-3; examples 12-16 *	1-6	H01L23/373 H01L23/66		
Y	US 3 641 398 A (FITZGERALD WILLIAM VINCENT JR) 8 February 1972 (1972-02-08) * the whole document *	1-6			
A	US 3 974 518 A (LEWIS JR BASIL CHARLES ET AL) 10 August 1976 (1976-08-10) * abstract; figure 3 *	1-6			
A	PATENT ABSTRACTS OF JAPAN vol. 010, no. 079 (E-391), 28 March 1986 (1986-03-28) & JP 60 226143 A (NIPPON DENKI KK), 11 November 1985 (1985-11-11) * abstract *	1,2			
A	WO 95 14330 A (ENDGATE TECHNOLOGY CORP) 26 May 1995 (1995-05-26) * page 6, line 23 - page 7, line 12 * * page 11, line 28 - page 12, line 11; figure 10 *	1,2	<table border="1"> <tr> <td>TECHNICAL FIELDS SEARCHED (Int. CL.6)</td> </tr> <tr> <td>H01L</td> </tr> </table>	TECHNICAL FIELDS SEARCHED (Int. CL.6)	H01L
TECHNICAL FIELDS SEARCHED (Int. CL.6)					
H01L					
The present search report has been drawn up for all claims					
Place of search THE HAGUE		Date of completion of the search 22 February 2000	Examiner Prohaska, G		
<table border="0"> <tr> <td> CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document </td> <td> T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document </td> </tr> </table>				CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document	T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document
CATEGORY OF CITED DOCUMENTS X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document	T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document				

EPO FORM 1509 03.92 (P/MC01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 30 0276

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

22-02-2000

Patent document cited in search report		Publication date	Patent family member(s)		Publication date
WO 9705757	A	13-02-1997	NONE		
US 3641398	A	08-02-1972	CA	922817 A	13-03-1973
			DE	2147607 A	30-03-1972
			GB	1352621 A	08-05-1974
			JP	52029591 B	03-08-1977
US 3974518	A	10-08-1976	NONE		
JP 60226143	A	11-11-1985	NONE		
WO 9514330	A	26-05-1995	US	5491449 A	13-02-1996
			AU	1093795 A	06-06-1995
			EP	0729669 A	04-09-1996
			JP	9505452 T	27-05-1997

EPO FORM P0469

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

